JPH0120514B2 - - Google Patents

Info

Publication number
JPH0120514B2
JPH0120514B2 JP58114479A JP11447983A JPH0120514B2 JP H0120514 B2 JPH0120514 B2 JP H0120514B2 JP 58114479 A JP58114479 A JP 58114479A JP 11447983 A JP11447983 A JP 11447983A JP H0120514 B2 JPH0120514 B2 JP H0120514B2
Authority
JP
Japan
Prior art keywords
memory
data
input
predetermined level
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58114479A
Other languages
English (en)
Japanese (ja)
Other versions
JPS607676A (ja
Inventor
Kazuo Yokoyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58114479A priority Critical patent/JPS607676A/ja
Publication of JPS607676A publication Critical patent/JPS607676A/ja
Publication of JPH0120514B2 publication Critical patent/JPH0120514B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Landscapes

  • Digital Computer Display Output (AREA)
JP58114479A 1983-06-25 1983-06-25 メモリ書込み回路 Granted JPS607676A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58114479A JPS607676A (ja) 1983-06-25 1983-06-25 メモリ書込み回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58114479A JPS607676A (ja) 1983-06-25 1983-06-25 メモリ書込み回路

Publications (2)

Publication Number Publication Date
JPS607676A JPS607676A (ja) 1985-01-16
JPH0120514B2 true JPH0120514B2 (en]) 1989-04-17

Family

ID=14638767

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58114479A Granted JPS607676A (ja) 1983-06-25 1983-06-25 メモリ書込み回路

Country Status (1)

Country Link
JP (1) JPS607676A (en])

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6343246U (en]) * 1986-09-02 1988-03-23
US4954988A (en) * 1988-10-28 1990-09-04 Rockwell International Corporation Memory device wherein a shadow register corresponds to each memory cell
KR100303857B1 (ko) * 1998-05-08 2002-04-24 홍탁 목재 마루 공법

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5449824U (en]) * 1977-09-13 1979-04-06

Also Published As

Publication number Publication date
JPS607676A (ja) 1985-01-16

Similar Documents

Publication Publication Date Title
JPH0612863A (ja) デュアルポートｄｒａｍ
JPS6125188A (ja) 画像表示装置
JPH0120514B2 (en])
JPH04360095A (ja) 半導体記憶回路
JPS59111533A (ja) デジタルデ−タ演算回路
JPS6362083A (ja) 射影デ−タ生成方式
JPS6329298B2 (en])
JPS6232818B2 (en])
JPS6051748B2 (ja) メモリ書き込み方式
JP3071717B2 (ja) パリティビット書き込み方式
JPS6180288A (ja) 画像表示装置
CN115981566A (zh) 存储器的数据修改方法、装置、设备及存储介质
JPS58111169A (ja) メモリのアクセス方法
JPS59219780A (ja) グラフイツクメモリ・アクセス回路
JPS6124737B2 (en])
JPH04341994A (ja) シリアルマスク付きビデオメモリ装置
JPH0640260B2 (ja) 記憶装置
JPH11144035A (ja) 半導体記憶装置
JPH0261719A (ja) 記憶装置
JPS63104187A (ja) 領域指定方式
JPH03132851A (ja) 書込みデータ縮退回路
JPH04333953A (ja) バンクメモリ制御方式
JPH02105264A (ja) 図形データ処理用メモリー装置
JPH0516452A (ja) プリンタ
JPH0384646A (ja) データ記憶回路